Go to the documentation of this file.00001 #ifndef _ARCH_ARM_TSADCC_H_
00002 #define _ARCH_ARM_TSADCC_H_
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030
00031
00032
00033
00034
00048
00049 #ifdef TSADCC_BASE
00050
00053 #define TSADCC_CR_OFF 0x00000000
00054 #define TSADCC_MR_OFF 0x00000004
00055 #define TSADCC_TRGR_OFF 0x00000008
00056 #define TSADCC_TSR_OFF 0x0000000C
00057 #define TSADCC_CHER_OFF 0x00000010
00058 #define TSADCC_CHDR_OFF 0x00000014
00059 #define TSADCC_CHSR_OFF 0x00000018
00060 #define TSADCC_SR_OFF 0x0000001C
00061 #define TSADCC_LCDR_OFF 0x00000020
00062 #define TSADCC_IER_OFF 0x00000024
00063 #define TSADCC_IDR_OFF 0x00000028
00064 #define TSADCC_IMR_OFF 0x0000002C
00065 #define TSADCC_CDR0_OFF 0x00000030
00066 #define TSADCC_CDR1_OFF 0x00000034
00067 #define TSADCC_CDR2_OFF 0x00000038
00068 #define TSADCC_CDR3_OFF 0x0000003C
00069 #define TSADCC_CDR4_OFF 0x00000040
00070 #define TSADCC_CDR5_OFF 0x00000044
00071 #define TSADCC_CDR6_OFF 0x00000048
00072 #define TSADCC_CDR7_OFF 0x0000004C
00073 #define TSADCC_XPDR_OFF 0x00000050
00074 #define TSADCC_Z1DR_OFF 0x00000054
00075 #define TSADCC_Z2DR_OFF 0x00000058
00076 #define TSADCC_MSCR_OFF 0x00000060
00077 #define TSADCC_WPMR_OFF 0x000000E4
00078 #define TSADCC_WPSR_OFF 0x000000E8
00080 #define TSADCC_CR (TSADCC_BASE + TSADCC_CR_OFF)
00081 #define TSADCC_MR (TSADCC_BASE + TSADCC_MR_OFF)
00082 #define TSADCC_TRGR (TSADCC_BASE + TSADCC_TRGR_OFF)
00083 #define TSADCC_TSR (TSADCC_BASE + TSADCC_TSR_OFF)
00084 #define TSADCC_CHER (TSADCC_BASE + TSADCC_CHER_OFF)
00085 #define TSADCC_CHDR (TSADCC_BASE + TSADCC_CHDR_OFF)
00086 #define TSADCC_CHSR (TSADCC_BASE + TSADCC_CHSR_OFF)
00087 #define TSADCC_SR (TSADCC_BASE + TSADCC_SR_OFF)
00088 #define TSADCC_LCDR (TSADCC_BASE + TSADCC_LCDR_OFF)
00089 #define TSADCC_IER (TSADCC_BASE + TSADCC_IER_OFF)
00090 #define TSADCC_IDR (TSADCC_BASE + TSADCC_IDR_OFF)
00091 #define TSADCC_IMR (TSADCC_BASE + TSADCC_IMR_OFF)
00092 #define TSADCC_CDR0 (TSADCC_BASE + TSADCC_CDR0_OFF)
00093 #define TSADCC_CDR1 (TSADCC_BASE + TSADCC_CDR1_OFF)
00094 #define TSADCC_CDR2 (TSADCC_BASE + TSADCC_CDR2_OFF)
00095 #define TSADCC_CDR3 (TSADCC_BASE + TSADCC_CDR3_OFF)
00096 #define TSADCC_CDR4 (TSADCC_BASE + TSADCC_CDR4_OFF)
00097 #define TSADCC_CDR5 (TSADCC_BASE + TSADCC_CDR5_OFF)
00098 #define TSADCC_CDR6 (TSADCC_BASE + TSADCC_CDR6_OFF)
00099 #define TSADCC_CDR7 (TSADCC_BASE + TSADCC_CDR7_OFF)
00100 #define TSADCC_XPDR (TSADCC_BASE + TSADCC_XPDR_OFF)
00101 #define TSADCC_Z1DR (TSADCC_BASE + TSADCC_Z1DR_OFF)
00102 #define TSADCC_Z2DR (TSADCC_BASE + TSADCC_Z2DR_OFF)
00103 #define TSADCC_MSCR (TSADCC_BASE + TSADCC_MSCR_OFF)
00104 #define TSADCC_WPMR (TSADCC_BASE + TSADCC_WPMR_OFF)
00105 #define TSADCC_WPSR (TSADCC_BASE + TSADCC_WPSR_OFF)
00107
00108 #endif
00109
00112 #endif