00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030
00031
00032
00033
00034
00035
00036
00037
00038
00039
00040 #include <dev/gpio.h>
00041 #include <dev/irqreg.h>
00042 #include <dev/vscodec.h>
00043 #include <dev/spibus.h>
00044
00045 #include <sys/event.h>
00046 #include <sys/timer.h>
00047 #include <sys/heap.h>
00048 #include <sys/nutdebug.h>
00049 #include <sys/bankmem.h>
00050
00051 #include <stdlib.h>
00052 #include <string.h>
00053
00054 #if defined(VSCODEC0_SIGNAL_IRQ) && defined(VSCODEC0_DREQ_PORT) && defined(VSCODEC0_DREQ_BIT)
00055 #if defined(VSCODEC0_XCS_PORT) && defined(VSCODEC0_XCS_BIT)
00056 #define VSCODEC0_CONFIGURED 1
00057 #endif
00058 #endif
00059
00060 #if VSCODEC0_CONFIGURED
00061
00066
00067 #ifndef NUT_THREAD_VSCODEC0STACK
00068 #if defined(__AVR__)
00069 #if defined(__GNUC__)
00070
00071 #define NUT_THREAD_VSCODEC0STACK 128
00072 #else
00073
00074 #define NUT_THREAD_VSCODEC0STACK 384
00075 #endif
00076 #else
00077
00078 #define NUT_THREAD_VSCODEC0STACK 192
00079 #endif
00080 #endif
00081
00082 #ifndef VSCODEC0_HWRST_DURATION
00083
00084 #define VSCODEC0_HWRST_DURATION 1
00085 #endif
00086
00087 #ifndef VSCODEC0_FREQ
00088
00089 #define VSCODEC0_FREQ 12288000UL
00090 #endif
00091
00092 #ifndef VSCODEC0_SPI_RATE
00093
00094 #define VSCODEC0_SPI_RATE (VSCODEC0_FREQ / 8)
00095 #endif
00096
00097 #ifndef VSCODEC0_SPI_MODE
00098
00099 #define VSCODEC0_SPI_MODE SPI_MODE_0
00100 #endif
00101
00102 #ifndef VSCODEC0_SPIBUS_WAIT
00103
00104 #define VSCODEC0_SPIBUS_WAIT NUT_WAIT_INFINITE
00105 #endif
00106
00107 #ifndef VSCODEC0_MAX_OUTPUT_BUFSIZ
00108
00109 #define VSCODEC0_MAX_OUTPUT_BUFSIZ 16384
00110 #endif
00111
00112
00113
00114
00115 #if (VSCODEC0_SIGNAL_IRQ == NUTGPIO_EXTINT0)
00116 #define VSCODEC0_DREQ_SIGNAL sig_INTERRUPT0
00117 #elif (VSCODEC0_SIGNAL_IRQ == NUTGPIO_EXTINT1)
00118 #define VSCODEC0_DREQ_SIGNAL sig_INTERRUPT1
00119 #elif (VSCODEC0_SIGNAL_IRQ == NUTGPIO_EXTINT2)
00120 #define VSCODEC0_DREQ_SIGNAL sig_INTERRUPT2
00121 #elif (VSCODEC0_SIGNAL_IRQ == NUTGPIO_EXTINT3)
00122 #define VSCODEC0_DREQ_SIGNAL sig_INTERRUPT3
00123 #elif (VSCODEC0_SIGNAL_IRQ == NUTGPIO_EXTINT4)
00124 #define VSCODEC0_DREQ_SIGNAL sig_INTERRUPT4
00125 #elif (VSCODEC0_SIGNAL_IRQ == NUTGPIO_EXTINT5)
00126 #define VSCODEC0_DREQ_SIGNAL sig_INTERRUPT5
00127 #elif (VSCODEC0_SIGNAL_IRQ == NUTGPIO_EXTINT6)
00128 #define VSCODEC0_DREQ_SIGNAL sig_INTERRUPT6
00129 #elif (VSCODEC0_SIGNAL_IRQ == NUTGPIO_EXTINT7)
00130 #define VSCODEC0_DREQ_SIGNAL sig_INTERRUPT7
00131 #endif
00132
00136 static NUTSPINODE nodeSpiVsCodec0 = {
00137 NULL,
00138 NULL,
00139 VSCODEC0_SPI_RATE,
00140 VSCODEC0_SPI_MODE,
00141 8,
00142 0
00143 };
00144
00145 static VSDCB dcbVsCodec0;
00146
00147
00148
00149
00150
00151
00152 static void VsCodec0Interrupt(void *arg)
00153 {
00154 NutEventPostFromIrq((void **)arg);
00155 }
00156
00162 static int VsCodec0IsReady(void)
00163 {
00164 return GpioPinGet(VSCODEC0_DREQ_PORT, VSCODEC0_DREQ_BIT) != 0;
00165 }
00166
00167
00168
00169
00170
00171
00172
00173
00174
00175
00176
00177 static int VsCodec0SendCmd(void *cmd, size_t len)
00178 {
00179 int rc;
00180
00181
00182 rc = (*nodeSpiVsCodec0.node_bus->bus_alloc) (&nodeSpiVsCodec0, VSCODEC0_SPIBUS_WAIT);
00183 if (rc == 0) {
00184
00185 #if defined(VSCODEC0_VSCS_PORT) && defined(VSCODEC0_VSCS_BIT)
00186 GpioPinSetLow(VSCODEC0_VSCS_PORT, VSCODEC0_VSCS_BIT);
00187 #endif
00188 GpioPinSetLow(VSCODEC0_XCS_PORT, VSCODEC0_XCS_BIT);
00189
00190 rc = (*nodeSpiVsCodec0.node_bus->bus_transfer) (&nodeSpiVsCodec0, cmd, cmd, len);
00191
00192 GpioPinSetHigh(VSCODEC0_XCS_PORT, VSCODEC0_XCS_BIT);
00193 #if defined(VSCODEC0_VSCS_PORT) && defined(VSCODEC0_VSCS_BIT)
00194 GpioPinSetHigh(VSCODEC0_VSCS_PORT, VSCODEC0_VSCS_BIT);
00195 #endif
00196
00197 (*nodeSpiVsCodec0.node_bus->bus_release) (&nodeSpiVsCodec0);
00198 }
00199 return rc;
00200 }
00201
00202
00203
00204
00205
00206
00207
00208
00209
00210
00211
00212
00213
00214
00215
00216
00217 static int VsCodec0SendData(CONST uint8_t *buf, size_t len)
00218 {
00219 int rc = 0;
00220 CONST uint8_t *bp;
00221 size_t chunk;
00222
00223
00224 if ((*nodeSpiVsCodec0.node_bus->bus_alloc) (&nodeSpiVsCodec0, VSCODEC0_SPIBUS_WAIT) == 0) {
00225 #if defined(VSCODEC0_VSCS_PORT) && defined(VSCODEC0_VSCS_BIT)
00226
00227 GpioPinSetLow(VSCODEC0_VSCS_PORT, VSCODEC0_VSCS_BIT);
00228 #endif
00229 #if defined(VSCODEC0_XDCS_PORT) && defined(VSCODEC0_XDCS_BIT)
00230
00231 GpioPinSetLow(VSCODEC0_XDCS_PORT, VSCODEC0_XDCS_BIT);
00232 #endif
00233
00234
00235 bp = buf ? buf : zero_chunk;
00236
00237 while (len) {
00238
00239 chunk = len > VSCODEC_DATA_CHUNK_SIZE ? VSCODEC_DATA_CHUNK_SIZE : len;
00240
00241 if ((*nodeSpiVsCodec0.node_bus->bus_transfer) (&nodeSpiVsCodec0, bp, NULL, chunk)) {
00242 break;
00243 }
00244
00245 rc += chunk;
00246
00247 if (!VsCodec0IsReady()) {
00248 break;
00249 }
00250
00251 len -= chunk;
00252 if (buf) {
00253 bp += chunk;
00254 }
00255 }
00256 #if defined(VSCODEC0_XDCS_PORT) && defined(VSCODEC0_XDCS_BIT)
00257
00258 GpioPinSetHigh(VSCODEC0_XDCS_PORT, VSCODEC0_XDCS_BIT);
00259 #endif
00260 #if defined(VSCODEC0_VSCS_PORT) && defined(VSCODEC0_VSCS_BIT)
00261
00262 GpioPinSetHigh(VSCODEC0_VSCS_PORT, VSCODEC0_VSCS_BIT);
00263 #endif
00264
00265 (*nodeSpiVsCodec0.node_bus->bus_release) (&nodeSpiVsCodec0);
00266 }
00267 return rc;
00268 }
00269
00282 static int VsCodec0SetClock(uint32_t xtal, uint_fast8_t dreq)
00283 {
00284 int rc = 0;
00285
00286 #if VS_HAS_SC_X3FREQ
00287
00288 if (dreq) {
00289
00290 VsCodecWaitReady(&devSpiVsCodec0, VSCODEC_CMD_TIMEOUT);
00291 }
00292 {
00293 uint8_t cmd[4] = { VS_OPCODE_WRITE, VS_CLOCKF_REG, 0, 0 };
00294 uint16_t freq = (uint16_t)((xtal - 8000000UL) / 4000UL);
00295
00296 freq |= (VS_SC_MULT_3_5 | VS_SC_ADD_1_0);
00297 cmd[2] = (uint8_t) (freq >> 8);
00298 cmd[3] = (uint8_t) freq;
00299 rc = VsCodec0SendCmd(cmd, 4);
00300 }
00301 #else
00302
00303 if (xtal < 20000000UL) {
00304 VsCodecReg(&devSpiVsCodec0, VS_OPCODE_WRITE, VS_CLOCKF_REG, (uint16_t)(VS_CF_DOUBLER | (xtal / 2000UL)));
00305 } else {
00306 VsCodecReg(&devSpiVsCodec0, VS_OPCODE_WRITE, VS_CLOCKF_REG, (uint16_t)(xtal / 2000UL));
00307 }
00308 #endif
00309
00310
00311 #if defined(AUDIO0_VS1001K)
00312 VsCodecReg(&devSpiVsCodec0, VS_OPCODE_WRITE, VS_INT_FCTLH_REG, 0x8008);
00313 #elif defined(AUDIO0_VSAUTO) && defined(VS_INT_FCTLH_REG)
00314 if (dcbVsCodec0.dcb_codec_ver == 1001) {
00315 VsCodecReg(&devSpiVsCodec0, VS_OPCODE_WRITE, VS_INT_FCTLH_REG, 0x8008);
00316 }
00317 #endif
00318
00319
00320 if (rc == 0) {
00321 #if VS_HAS_SC_X3FREQ
00322 (*nodeSpiVsCodec0.node_bus->bus_set_rate) (&nodeSpiVsCodec0, xtal / 2);
00323 #else
00324 (*nodeSpiVsCodec0.node_bus->bus_set_rate) (&nodeSpiVsCodec0, xtal / 3);
00325 #endif
00326 }
00327 return rc;
00328 }
00329
00341 static int VsCodec0Detect(void)
00342 {
00343 int rc = -1;
00344 uint_fast16_t status;
00345
00346
00347
00348 status = VsCodecReg(&devSpiVsCodec0, VS_OPCODE_READ, VS_STATUS_REG, 0);
00349 status = VsCodecReg(&devSpiVsCodec0, VS_OPCODE_READ, VS_STATUS_REG, 0);
00350
00351
00352
00353
00354 #if defined(AUDIO0_VS1001K)
00355 if ((status & VS_SS_VER) == (VS1001_SS_VER << VS_SS_VER_LSB)) {
00356 dcbVsCodec0.dcb_codec_ver = 1001;
00357 dcbVsCodec0.dcb_codec_rev = 'K';
00358 rc = 0;
00359 }
00360 #elif defined(AUDIO0_VS1011E)
00361 if ((status & VS_SS_VER) == (VS1011E_SS_VER << VS_SS_VER_LSB)) {
00362 dcbVsCodec0.dcb_codec_ver = 1011;
00363 dcbVsCodec0.dcb_codec_rev = 'E';
00364 rc = 0;
00365 }
00366 #elif defined(AUDIO0_VS1002D)
00367 if ((status & VS_SS_VER) == (VS1002_SS_VER << VS_SS_VER_LSB)) {
00368 dcbVsCodec0.dcb_codec_ver = 1002;
00369 dcbVsCodec0.dcb_codec_rev = 'D';
00370 rc = 0;
00371 }
00372 #elif defined(AUDIO0_VS1003B)
00373 if ((status & VS_SS_VER) == (VS1003_SS_VER << VS_SS_VER_LSB)) {
00374 dcbVsCodec0.dcb_codec_ver = 1003;
00375 dcbVsCodec0.dcb_codec_rev = 'B';
00376 rc = 0;
00377 }
00378 #elif defined(AUDIO0_VS1033C)
00379 if ((status & VS_SS_VER) == (VS1033_SS_VER << VS_SS_VER_LSB)) {
00380 dcbVsCodec0.dcb_codec_ver = 1033;
00381 dcbVsCodec0.dcb_codec_rev = 'C';
00382 rc = 0;
00383 }
00384 #elif defined(AUDIO0_VS1053B)
00385 if ((status & VS_SS_VER) == (VS1053_SS_VER << VS_SS_VER_LSB)) {
00386 dcbVsCodec0.dcb_codec_ver = 1053;
00387 dcbVsCodec0.dcb_codec_rev = 'B';
00388 rc = 0;
00389 }
00390 #else
00391
00392
00393
00394 rc = 0;
00395 switch ((status & VS_SS_VER) >> VS_SS_VER_LSB) {
00396 case VS1001_SS_VER:
00397 dcbVsCodec0.dcb_codec_ver = 1001;
00398 break;
00399 case VS1011_SS_VER:
00400 dcbVsCodec0.dcb_codec_ver = 1011;
00401 break;
00402 case VS1002_SS_VER:
00403 if (VsCodecReg(&devSpiVsCodec0, VS_OPCODE_READ, VS_MODE_REG, 0) & VS_SM_SDINEW) {
00404 dcbVsCodec0.dcb_codec_ver = 1002;
00405 } else {
00406 dcbVsCodec0.dcb_codec_ver = 1011;
00407 dcbVsCodec0.dcb_codec_rev = 'E';
00408 }
00409 break;
00410 case VS1003_SS_VER:
00411 dcbVsCodec0.dcb_codec_ver = 1003;
00412 break;
00413 case VS1053_SS_VER:
00414 dcbVsCodec0.dcb_codec_ver = 1053;
00415 break;
00416 case VS1033_SS_VER:
00417 dcbVsCodec0.dcb_codec_ver = 1033;
00418 break;
00419 case VS1103_SS_VER:
00420 dcbVsCodec0.dcb_codec_ver = 1103;
00421 break;
00422 default:
00423 rc = -1;
00424 break;
00425 }
00426 #endif
00427 return rc;
00428 }
00429
00441 static int VsCodec0ResetHardware(int on)
00442 {
00443 if (on) {
00444
00445
00446
00447 #if defined(VSCODEC0_XRESET_PORT) && defined(VSCODEC0_XRESET_BIT)
00448
00449 GpioPinSetLow(VSCODEC0_XRESET_PORT, VSCODEC0_XRESET_BIT);
00450 GpioPinConfigSet(VSCODEC0_XRESET_PORT, VSCODEC0_XRESET_BIT, GPIO_CFG_OUTPUT);
00451 NutSleep(VSCODEC0_HWRST_DURATION);
00452 #else
00453 return -1;
00454 #endif
00455 } else {
00456
00457
00458
00459 uint_fast8_t clkset = 0;
00460
00461 #if defined(VSCODEC0_XRESET_PORT) && defined(VSCODEC0_XRESET_BIT)
00462
00463 GpioPinSetHigh(VSCODEC0_XRESET_PORT, VSCODEC0_XRESET_BIT);
00464 #if VSCODEC0_FREQ >= 24000000UL
00465
00466
00467 csrc = VsCodec0SetClock(VSCODEC0_FREQ, 0) == 0;
00468 #endif
00469 #endif
00470
00471 #if VSCODEC0_HWRST_RECOVER
00472
00473 NutSleep(VSCODEC0_HWRST_RECOVER);
00474 #endif
00475
00476 if (VsCodec0Detect()) {
00477 return -1;
00478 }
00479 #if !defined(AUDIO0_VS1001K)
00480 if (dcbVsCodec0.dcb_codec_ver != 1001) {
00481 #if VS_HAS_SM_SDINEW
00482 #if defined(VSCODEC0_XDCS_PORT) && defined(VSCODEC0_XDCS_BIT)
00483 VsCodecMode(&devSpiVsCodec0, VS_SM_SDINEW, VS_SM_SDINEW);
00484 #else
00485 VsCodecMode(&devSpiVsCodec0, VS_SM_SDINEW | VS_SM_SDISHARE, VS_SM_SDINEW | VS_SM_SDISHARE);
00486 #endif
00487 #endif
00488 }
00489 #endif
00490
00491
00492 if (!clkset) {
00493 VsCodec0SetClock(VSCODEC0_FREQ, 1);
00494 }
00495 }
00496 return 0;
00497 }
00498
00499
00500
00501
00502
00503
00504
00505
00506
00507 static int VsCodec0Init(NUTDEVICE * dev)
00508 {
00509 size_t avail;
00510
00511
00512 dcbVsCodec0.dcb_isready = VsCodec0IsReady;
00513 dcbVsCodec0.dcb_sendcmd = VsCodec0SendCmd;
00514 dcbVsCodec0.dcb_senddata = VsCodec0SendData;
00515
00516
00517 VsCodec0ResetHardware(1);
00518
00519
00520 GpioPinConfigSet(VSCODEC0_DREQ_PORT, VSCODEC0_DREQ_BIT, 0);
00521
00522 GpioPinSetHigh(VSCODEC0_XCS_PORT, VSCODEC0_XCS_BIT);
00523 GpioPinConfigSet(VSCODEC0_XCS_PORT, VSCODEC0_XCS_BIT, GPIO_CFG_OUTPUT);
00524 #if defined(VSCODEC0_XDCS_PORT) && defined(VSCODEC0_XDCS_BIT)
00525 GpioPinSetHigh(VSCODEC0_XDCS_PORT, VSCODEC0_XDCS_BIT);
00526 GpioPinConfigSet(VSCODEC0_XDCS_PORT, VSCODEC0_XDCS_BIT, GPIO_CFG_OUTPUT);
00527 #endif
00528 #if defined(VSCODEC0_VSCS_PORT) && defined(VSCODEC0_VSCS_BIT)
00529 GpioPinSetHigh(VSCODEC0_VSCS_PORT, VSCODEC0_VSCS_BIT);
00530 GpioPinConfigSet(VSCODEC0_VSCS_PORT, VSCODEC0_VSCS_BIT, GPIO_CFG_OUTPUT);
00531 #endif
00532
00533
00534 NutRegisterIrqHandler(&VSCODEC0_DREQ_SIGNAL, VsCodec0Interrupt, &dcbVsCodec0.dcb_feedme);
00535
00536
00537 GpioPinConfigSet(VSCODEC0_DREQ_PORT, VSCODEC0_DREQ_BIT, GPIO_CFG_DISABLED);
00538 NutIrqSetMode(&VSCODEC0_DREQ_SIGNAL, NUT_IRQMODE_RISINGEDGE);
00539 NutIrqEnable(&VSCODEC0_DREQ_SIGNAL);
00540
00541
00542 if (VsCodec0ResetHardware(0)) {
00543
00544 return -1;
00545 }
00546
00547
00548
00549
00550 #ifdef VSCODEC0_OUTPUT_BUFSIZ
00551 avail = VSCODEC0_OUTPUT_BUFSIZ;
00552 #else
00553 avail = NutHeapAvailable() / 2;
00554 if (avail > VSCODEC0_MAX_OUTPUT_BUFSIZ) {
00555 avail = VSCODEC0_MAX_OUTPUT_BUFSIZ;
00556 }
00557 #endif
00558 if (VsDecoderBufferInit(dev, avail)) {
00559 return -1;
00560 }
00561
00562
00563 if (NutThreadCreate(dev->dev_name, FeederThread, dev,
00564 (NUT_THREAD_VSCODEC0STACK * NUT_THREAD_STACK_MULT) + NUT_THREAD_STACK_ADD) == 0) {
00565 return -1;
00566 }
00567 return 0;
00568 }
00569
00580 NUTDEVICE devSpiVsCodec0 = {
00581 0,
00582 {'a', 'u', 'd', 'i', 'o', '0', 0, 0, 0},
00583 IFTYP_CHAR,
00584 0,
00585 0,
00586 &nodeSpiVsCodec0,
00587 &dcbVsCodec0,
00588 VsCodec0Init,
00589 VsCodecIOCtl,
00590 NULL,
00591 VsCodecWrite,
00592 #ifdef __HARVARD_ARCH__
00593 VsCodecWrite_P,
00594 #endif
00595 VsCodecOpen,
00596 VsCodecClose,
00597 NULL
00598 };
00599
00602 #endif