00001 #ifndef _ARCH_ARM_AT91_SHDWC_H_ 00002 #define _ARCH_ARM_AT91_SHDWC_H_ 00003 00004 /* 00005 * Copyright (C) 2010 by egnite GmbH 00006 * 00007 * All rights reserved. 00008 * 00009 * Redistribution and use in source and binary forms, with or without 00010 * modification, are permitted provided that the following conditions 00011 * are met: 00012 * 00013 * 1. Redistributions of source code must retain the above copyright 00014 * notice, this list of conditions and the following disclaimer. 00015 * 2. Redistributions in binary form must reproduce the above copyright 00016 * notice, this list of conditions and the following disclaimer in the 00017 * documentation and/or other materials provided with the distribution. 00018 * 3. Neither the name of the copyright holders nor the names of 00019 * contributors may be used to endorse or promote products derived 00020 * from this software without specific prior written permission. 00021 * 00022 * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS 00023 * ``AS IS'' AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT 00024 * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS 00025 * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE 00026 * COPYRIGHT OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, 00027 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, 00028 * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS 00029 * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED 00030 * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, 00031 * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF 00032 * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF 00033 * SUCH DAMAGE. 00034 * 00035 * For additional information see http://www.ethernut.de/ 00036 */ 00037 00051 00054 #define SHDWC_CR_OFF 0x00000000 00055 #define SHDWC_CR (SHDWC_BASE + SHDWC_CR_OFF) 00056 #define SHDWC_SHDW 0x00000001 00057 #define SHDWC_KEY 0xA5000000 00059 00060 00062 #define SHDWC_MR_OFF 0x00000004 00063 #define SHDWC_MR (SHDWC_BASE + SHDWC_MR_OFF) 00064 #define SHDWC_WKMODE0 0x00000003 00065 #define SHDWC_WKMODE0_NONE 0x00000000 00066 #define SHDWC_WKMODE0_HIGH 0x00000001 00067 #define SHDWC_WKMODE0_LOW 0x00000002 00068 #define SHDWC_WKMODE0_ANYLEVEL 0x00000003 00069 #define SHDWC_CPTWK0 0x000000F0 00070 #define SHDWC_CPTWK0_LSB 4 00071 #define SHDWC_WKMODE1 0x00000300 00072 #define SHDWC_WKMODE1_NONE 0x00000000 00073 #define SHDWC_WKMODE1_HIGH 0x00000100 00074 #define SHDWC_WKMODE1_LOW 0x00000200 00075 #define SHDWC_WKMODE1_ANYLEVEL 0x00000300 00076 #define SHDWC_CPTWK1 0x0000F000 00077 #define SHDWC_CPTWK1_LSB 12 00078 #define SHDWC_RTTWKEN 0x00010000 00079 #define SHDWC_RTCWKEN 0x00020000 00081 00082 00084 #define SHDWC_SR_OFF 0x00000008 00085 #define SHDWC_SR (SHDWC_BASE + SHDWC_SR_OFF) 00086 #define SHDWC_WAKEUP0 0x00000001 00087 #define SHDWC_WAKEUP1 0x00000002 00088 #define SHDWC_FWKUP 0x00000004 00089 #define SHDWC_RTTWK 0x00010000 00090 #define SHDWC_RTCWK 0x00020000 00092 00093 00095 #endif /* _ARCH_ARM_AT91_SHDWC_H_ */ 00096