Go to the documentation of this file.00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013
00014
00015
00016
00017
00018
00019
00020
00021
00022
00023
00024
00025
00026
00027
00028
00029
00030
00031
00032
00033
00034
00035
00036
00037
00038
00039
00040
00041
00042
00043
00044
00045
00046
00047
00048
00049
00050 #include <arch/arm.h>
00051 #include <dev/irqreg.h>
00052
00053 #ifndef NUT_IRQPRI_TC1
00054 #define NUT_IRQPRI_TC1 4
00055 #endif
00056
00057 static int TimerCounter1IrqCtl(int cmd, void *param);
00058
00059 IRQ_HANDLER sig_TC1 = {
00060 #ifdef NUT_PERFMON
00061 0,
00062 #endif
00063 NULL,
00064 NULL,
00065 TimerCounter1IrqCtl
00066 };
00067
00071 static unsigned int dummy;
00072 static void TimerCounter1IrqEntry(void) __attribute__ ((naked));
00073 void TimerCounter1IrqEntry(void)
00074 {
00075 IRQ_ENTRY();
00076 #ifdef NUT_PERFMON
00077 sig_TC1.ir_count++;
00078 #endif
00079 dummy = inr(TC1_SR);
00080 if (sig_TC1.ir_handler) {
00081 (sig_TC1.ir_handler) (sig_TC1.ir_arg);
00082 }
00083 IRQ_EXIT();
00084 }
00085
00103 static int TimerCounter1IrqCtl(int cmd, void *param)
00104 {
00105 int rc = 0;
00106 unsigned int *ival = (unsigned int *)param;
00107 int_fast8_t enabled = inr(AIC_IMR) & _BV(TC1_ID);
00108
00109
00110 if (enabled) {
00111 outr(AIC_IDCR, _BV(TC1_ID));
00112 }
00113 switch(cmd) {
00114 case NUT_IRQCTL_INIT:
00115
00116 outr(AIC_SVR(TC1_ID), (unsigned int)TimerCounter1IrqEntry);
00117
00118 outr(AIC_SMR(TC1_ID), AIC_SRCTYPE_INT_EDGE_TRIGGERED | NUT_IRQPRI_TC1);
00119
00120 outr(AIC_ICCR, _BV(TC1_ID));
00121
00122 enabled = 0;
00123 break;
00124 case NUT_IRQCTL_STATUS:
00125 if (enabled) {
00126 *ival |= 1;
00127 }
00128 else {
00129 *ival &= ~1;
00130 }
00131 break;
00132 case NUT_IRQCTL_ENABLE:
00133 enabled = 1;
00134 break;
00135 case NUT_IRQCTL_DISABLE:
00136 enabled = 0;
00137 break;
00138 case NUT_IRQCTL_GETMODE:
00139 {
00140 unsigned int val = inr(AIC_SMR(TC1_ID)) & AIC_SRCTYPE;
00141 if (val == AIC_SRCTYPE_INT_LEVEL_SENSITIVE || val == AIC_SRCTYPE_EXT_HIGH_LEVEL) {
00142 *ival = NUT_IRQMODE_LEVEL;
00143 } else {
00144 *ival = NUT_IRQMODE_EDGE;
00145 }
00146 }
00147 break;
00148 case NUT_IRQCTL_SETMODE:
00149 if (*ival == NUT_IRQMODE_LEVEL) {
00150 outr(AIC_SMR(TC1_ID), (inr(AIC_SMR(TC1_ID)) & ~AIC_SRCTYPE) | AIC_SRCTYPE_INT_LEVEL_SENSITIVE);
00151 } else if (*ival == NUT_IRQMODE_EDGE) {
00152 outr(AIC_SMR(TC1_ID), (inr(AIC_SMR(TC1_ID)) & ~AIC_SRCTYPE) | AIC_SRCTYPE_INT_EDGE_TRIGGERED);
00153 } else {
00154 rc = -1;
00155 }
00156 break;
00157 case NUT_IRQCTL_GETPRIO:
00158 *ival = inr(AIC_SMR(TC1_ID)) & AIC_PRIOR;
00159 break;
00160 case NUT_IRQCTL_SETPRIO:
00161 outr(AIC_SMR(TC1_ID), (inr(AIC_SMR(TC1_ID)) & ~AIC_PRIOR) | *ival);
00162 break;
00163 #ifdef NUT_PERFMON
00164 case NUT_IRQCTL_GETCOUNT:
00165 *ival = (unsigned int)sig_TC1.ir_count;
00166 sig_TC1.ir_count = 0;
00167 break;
00168 #endif
00169 default:
00170 rc = -1;
00171 break;
00172 }
00173
00174
00175 if (enabled) {
00176 outr(AIC_IECR, _BV(TC1_ID));
00177 }
00178 return rc;
00179 }